M. Grossi, M. Lanzoni, B. Riccò,
"Program Schemes For Multilevel Flash Memories",

M. Grossi, M. Lanzoni, B. Riccò,
"A Novel Algorithm for High Throughput Programming of Multilevel Flash Memories",

F. Irrera, B. Riccò,
"Pulsed Tunnelling Programming of Non Volatile Memories",

E. Farella, D. Brunelli, M.E. Bonfigli, L. Benini, B. Riccò,
"Multi-client Cooperation and Wireless PDA Interaction in Immersive Virtual Environment",
Proceedings of EUROMEDIA2003, Plymouth, UK.

R. Barbieri, E. Farella, L. Benini,
"MOCA Project: MOtion Capture with Accelerometers",
April 2003 in Design-In, VII-5/2003, pp. 9-10

F. Poletti, D. Bertozzi, A. Bogliolo, L. Benini,
"Performance Analysis of Arbitration Policies for SoC Communication Architectures",

M. Omana, D. Rossi, C. Metra,
"High Speed and Highly Testable Parallel Two- Rail Code Checker",
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich (Germany), March 4-7, 2003, pp. 608-613

D. Rossi, V.E.S. van Dijk, R.P. Kleihorst, A.H. Nieuwland, C. Metra,
"Power Consumption of Fault Tolerant Codes: the Active Elements",

L. Di Silvio, D. Rossi, C. Metra,
"Crosstalk effect minimization for encoded bus",

M. Omana, G. Papasso, D. Rossi, C. Metra,
"A Model for Transient Fault Propagation in Combinatorial Logic",

M. Omana, D. Rossi, C. Metra,
"Novel Transient Fault Hardened Static Latch",

C. Metra, S. Di Francescantonio, M. Favalli, B. Riccò,
"Scan Flip-Flops with On-Line Testing Ability with respect to input Delay and Crosstalk Faults",

C. Metra, S. Di Francescantonio, M. Omana,
"Automatic Modification of Sequential Circuits for Self-Checking Implementation",


T. Ye, L. Benini, G. De Micheli, "Packetized On-Chip Interconnect Communication Analysis", IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich (Germany), March 4-7, 2003, pp. 344-349


L. Benini, D. Bruni, A. Macii, E. Macii,
"Hardware Implementation of Data Compression Algorithms for Memory Energy Optimization",

L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro,
"A Novel Architecture for Power Maskable Arithmetic Units",

L. Benini, A. Macii, E. Macii, M. Poncino,
"Energy-Aware Design Techniques for Differential Power Analysis Protection",

L. Benini, A. Galati, A. Macii, E. Macii, M. Poncino,
"Energy-Efficient Data Scrambling for Secure Communication in Crypto-processors",

T. Basten, L. Benini, A. Chandrakasan, M. Lindwer, J. Liu, R. Min, F. Zhao,
"Scaling into ambient intelligence",
Design, Automation and Test in Europe Conference and Exhibition 2003, 2003, pp. 76-81

L. Benini,
"Advanced Power Management Techniques: Going Beyond Intelligent Shutdown",

V. De, L. Benini,
"Guest editorial",

L. Benini, A. Macii, E. Macii, M. Poncino,
"Improving the Efficiency of Memory Partitioning by Address Clustering",
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich (Germany), March 4-7, 2003, pp. 18-23

Clock-Tree Power Optimization Based on RTL Clock-Gating
Author(s): Monica Donno, Alessandro Ivaldi, Luca Benini