

M. Grossi, M. Lanzoni, B. Riccò,
"Program Schemes For Multilevel Flash Memories",
Proceedings of the IEEE, Vol. 91, p. 594, 2003.

M. Grossi, M. Lanzoni, B. Riccò,
"A Novel Algorithm for High Throughput Programming of Multilevel Flash
Memories",
IEEE Trans. on Electron Devices, vol. ED-50, p. 1290, 2003.

F. Irrera, B. Riccò,
"Pulsed Tunnelling Programming of Non Volatile Memories",
IEEE Trans. on Electron Devices, vol. ED-50, p. 2474, 2003.

E. Farella, D. Brunelli, M.E. Bonfigli, L. Benini, B. Riccò,
"Multi-client Cooperation and Wireless PDA Interaction in Immersive Virtual
Environment",
Proceedings of EUROMEDIA2003, Plymouth, UK.

R. Barbieri, E. Farella, L. Benini,
"MOCA Project: MOTion Capture with Accelerometers",
April 2003 in Design-In, VII- 5/2003, pp. 9-10

F. Poletti, D. Bertozzi, A. Bogliolo, L. Benini,
"Performance Analysis of Arbitration Policies for SoC Communication
Architectures",
Journal of Design Automation for Embedded Systems, pp. 189-210, Vol. 8, June/Sep
2003

M. Omana, D. Rossi, C. Metra,
"High Speed and Highly Testable Parallel Two- Rail Code Checker",
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference,
Munich (Germany), March 4-7, 2003, pp. 608-613

D. Rossi, V.E.S. van Dijk, R.P. Kleihorst, A.H. Nieuwland, C. Metra,
"Power Consumption of Fault Tolerant Codes: the Active Elements",
IEEE CS Proceedings 9th IEEE International On-Line Testing Symposium, Kos
(Greece), July 7-9, 2003, pp. 61-67.

L. Di Silvio, D. Rossi, C. Metra,
"Crosstalk effect minimization for encoded bus",
IEEE CS Proceedings 9th IEEE International On-Line Testing Symposium, Kos
(Greece), July 7-9, 2003, pp. 214-218.

M. Omana, G. Papasso, D. Rossi, C. Metra,
"A Model for Transient Fault Propagation in Combinatorial Logic",
IEEE CS Proceedings 9th IEEE International On-Line Testing Symposium, Kos
(Greece), July 7-9, 2003, pp. 111-115.

M. Omana, D. Rossi, C. Metra,
"Novel Transient Fault Hardened Static Latch",
IEEE Proceedings of International Test Conference (ITC), Charlotte (NC),
September 30 - October 2, 2003, pp. 886-892.

C. Metra, S. Di Francescantonio, M. Favalli, B. Riccò,
"Scan Flip-Flops with On-Line Testing Ability with respect to input Delay and
Crosstalk Faults",
Microelectronics Journal, Vol. 34, n. 1, pp. 23-29, January, 2003

C. Metra, S. Di Francescantonio, M. Omana,
"Automatic Modification of Sequential Circuits for Self-Checking
Implementation",
IEEE CS Proceedings of The International Symposium on Defect and Fault Tolerance
in VLSI Systems, Boston (MA), Novembre 2003, pp. 417-424.

D. Rossi, S. Cavallotti, C. Metra,
"Error Correcting Codes for Crosstalk Effect Minimization",
IEEE CS Proceedings of The International Symposium on Defect and Fault Tolerance
in VLSI Systems, Boston (MA), November 2003, pp. 257-264.

C. Metra, TM Mak, D. Rossi,
"Clock Calibration Faults and their Impact on Quality of High Performance
Microprocessors",
IEEE CS Proceedings of The International Symposium on Defect and Fault Tolerance
in VLSI Systems, Boston (MA), November 2003, pp. 63-70.

D. Rossi, C. Metra,
"Error correcting strategy for high speed and density reliable flash memories",
The Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 19, No.
5, October 2003, pp. 511-521.

L. Schiano, C. Metra, D. Marino,
"Self-Checking Design, Implementation and Measurement of a Controller for Track-
Side Railway Systems",
IEEE Transactions on Instrumentation and Measurement, Vol. 52, No. 6, pp. 1722-
1728, December 2003.

C. Metra, L. Schiano, M. Favalli,
"Concurrent Detection of Power Supply Noise",
IEEE Transactions on Reliability, Vol. 52, No. 4,, pp. 469-475, December 2003.

L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, M. Poncino,
"SystemC Cosimulation and Emulation of Multiprocessor SoC Designs",
IEEE Computer, Volume: 36 Issue: 4, April 2003 Page(s): 53 -59

D. Bertozzi, G. De Micheli, L. Benini,
"Energy-Reliability Trade-Off for NoCs",
book chapter in "Networks-on-Chip", edited by A. Jantsch, H. Tenhunen, Kluwer,
pp.107-129, March 2003

M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, L. Benini,
"Xpipes: a Latency Insensitive Parameterized Network-on-Chip Architecture for
Multi-Processor SoCs",
IEEE Int. Conf. on Computer Design, pp. 536-539, September 2003.

D. Bertozzi, A. Raghunathan, S. Ravi, L. Benini,
"Transport Protocol Optimization for Energy Efficient Wireless Embedded
Systems",
Int. Conf. on Design Automation and Testing in Europe (DATE 2003), pp.706-711,
March 2003.

F. Angiolini, L. Benini, A. Caprara,
"Polynomial-Time Algorithm for On-Chip Scratchpad Memory Partitioning",
Proceedings of the ACM International Conference on Compilers, Architecture, and
Synthesis for Embedded Systems (CASES), San José (CA), Oct 30 - Nov 1, 2003, pp.
318-326

C. Guiducci, C. Stagni, G. Zuccheri, A. Bogliolo, L. Benini, B. Samorì, B.
Ricco,
"A Novel DNA Detection technique based on Integrable Electronics",
Proceedings of "New trends in nucleic acid biosensors", 2003, 60.

A. Acquaviva, L. Benini, A. Ricco,
"Energy Characterization of Embedded Real-Time Operating Systems",
book chapter in "Compilers and Operating Systems for Low Power", edited by L.
Benini, M. Kandemir, J. Ramanujam, Kluwer Academic Publishers, September 2003.

A. Acquaviva, T. Simunic, V. Deolalikar, S. Roy,
"Remote Power Control of Wireless Network Interfaces",
Proc. of PATMOS in Lecture Notes in Computer Science, Springer-Verlag, Turin,
September 2003.

A. Acquaviva, A. Bogliolo,
"A Bottom-Up Approach for On-Chip Signal Integrity",
Proc. of PATMOS in Lecture Notes in Computer Science, Springer-Verlag, Turin,
September 2003.

A. Acquaviva, E. Lattanzi, A. Bogliolo, L. Benini,
"A Simulation Model for Streaming Applications over a Power Manageable Wireless
Link",
Proc. of ESMC, October 2003.

A. Acquaviva, E. Lattanzi, A. Bogliolo, L. Benini,
"Exploring Coprocessor Interfaces in an Embedded Java Environment",
Proc. of ICOSMO, October 2003.

A. Acquaviva, E. Lattanzi, A. Bogliolo, L. Benini,
"Dynamic Power Management of Streaming Applications over a Wireless LAN",
Proc. of ICOSMO, October 2003.

L. Benini, M. Kandemir, J. Ramanujam,
"Compilers and Operating Systems for Low Power",
Kluwer Academic Publishers, September 2003.

P. Marchal, D. Bruni, J.I. Gomez, L. Benini, L. Pinuel, F. Catthoor, H.
Corporaal,
"SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on
Multi-Processor Platforms",
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference,
Munich (Germany), March 4-7, 2003, pp. 516-523

P. Marchal, D. Bruni, J.I. Gomez, L. Benini, M. Pinuel, F. Catthoor, H.
Corporaal,
"SDRAM-Energy-Aware Memory Allocation for Dynamic Multi-Media Applications on
Multi-Processor Platforms",
book chapter in "Embedded Software for SoC", edited by A. Jerraya, Kluwer
Academic Publishers, Boston, December 2003.

T. Ye, L. Benini, G. De Micheli,
"Packetized On-Chip Interconnect Communication Analysis",
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference,
Munich (Germany), March 4-7, 2003, pp. 344-349

L. Benini, A. Macii, M. Poncino,
"Energy-Aware Design of Embedded Memories: A Survey of Technologies,
Architectures and Optimization Techniques",
ACM Transactions on Embedded Computing Systems, Vol. 2, No. 1, pp. 5-32,
February 2003, ACM Press, New York, NY, USA.

L. Benini, D. Bruni, A. Macii, E. Macii, M. Poncino,
"Discharge Current Steering for Battery Lifetime Optimization",
IEEE Transactions on Computers, Vol. 52, No. 8, pp. 985-995, August 2003, IEEE
Press, Piscataway, NJ, USA.

L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi,
"Scheduling Battery Usage in Mobile Systems",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No.
6, pp. 1136-1143, December 2003, IEEE Press, Piscataway, NJ, USA.

L. Benini, D. Bruni, A. Macii, E. Macii,

"Hardware Implementation of Data Compression Algorithms for Memory Energy Optimization",
ISVLSI-03: IEEE International Symposium on VLSI, pp. 250-251, Tampa, Florida, February 2003, IEEE Press, Piscataway, NJ, USA.

L. Benini, A. Macii, E. Macii, E. Omerbegovic, M. Poncino, F. Pro,
"A Novel Architecture for Power Maskable Arithmetic Units",
GLS-VLSI-03: IEEE/ACM 13th Great Lakes Symposium on VLSI, pp. 136-140,
Washington DC, Washington, April 2003, IEEE Press, Piscataway, NJ, USA.

L. Benini, A. Macii, E. Macii, M. Poncino,
"Energy-Aware Design Techniques for Differential Power Analysis Protection",
DAC-40: ACM/IEEE Design Automation Conference, pp. 36-41, Anaheim, California, June 2003, ACM Press, New York, NY, USA.

L. Benini, A. Galati, A. Macii, E. Macii, M. Poncino,
"Energy-Efficient Data Scrambling for Secure Communication in Crypto-Processors",
ISLPED-03: ACM/IEEE 2003 International Symposium on Low Power Electronics and Design, pp. 26-29, Seoul, Korea, August 2003, ACM Press, New York, NY, USA.

T. Basten, L. Benini, A. Chandrakasan, M. Lindwer, J. Liu, R. Min, F. Zhao,
"Scaling into ambient intelligence",
Design, Automation and Test in Europe Conference and Exhibition 2003, 2003, pp. 76-81

L. Benini,
"Advanced Power Management Techniques: Going Beyond Intelligent Shutdown",
Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), 2003, 21-24 Jan. 2003, pp. 385- 89

V. De, L. Benini,
"Guest editorial",
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, Issue 5, Oct. 2003, pp. 753-754

L. Benini, A. Macii, E. Macii, M. Poncino,
"Improving the Efficiency of Memory Partitioning by Address Clustering",
IEEE CS Proceedings of Design, Automation and Test in Europe (DATE) Conference, Munich (Germany), March 4-7, 2003, pp. 18-23

Clock-Tree Power Optimization Based on RTL Clock-Gating
Author(s): Monica Donno, Alessandro Ivaldi, Luca Benini