Andrea Marongiu

Pic 1

Contacts

c/o Micrel Lab, DEIS
Viale Risorgimento,2
40136, Bologna
ITALY

+39 051 2093789




+39 051 2093785




a.marongiu@unibo.it




marongiu_andrea




Pic 2

Short Info

Andrea Marongiu received his PhD degree in electronic engineering from the University of Bologna, Italy, in 2010, with a thesis entitled "Code Optimization Techniques for Low Power Consumption in System-on-Chip Architectures for Nomadic Computing".

He received his M.S. degree in Electronic Engineering in 2006 from University of Cagliari, Italy, with a thesis entitled "Design and Implementation of a Hardware/Software Partitioning System for Re-Configurable Architectures".

Since January 2010 he is a postdoc researcher at Micrel Lab, University of Bologna, department of Electronics, Computer Science and Systems. (DEIS).

Research Interests

Andrea Marongiu's research interests concern parallel programming models and optimizing compilers in the embedded single-chip multiprocessor domain. Special emphasis is on topologically-aware data and workload distribution techniques and efficient usage of explicitly managed on-chip memory hierarchies.

Recent research focuses on:

  • OpenMP extensions for efficient programming of multi-cluster embedded MPSoCs. This includes:
    1. 1. data distribution techniques for improved locality on NUMA (NoC-based) systems
    2. 2. constructs to negotiate with the runtime environment in terms of Quality of Service
    3. 3. language features for exploitation of HW functional units (accelerators)
  • Lightweight hardware support for transactional memory programming on embedded MPSoCs, including a high-level, OpenMP-based programming model and compiler
  • Fast and scalable parallel simulation of thousand-core systems running on GPGPUs

EU-Funded Projects

Andrea Marongiu is the main technical contact for the ARTEMIS project SMECY (Smart Multi-Core Embedded Systems) at University of Bologna, aimed at developing new programming technologies enabling the exploitation of many (100s) core architectures. (http://www.smecy.eu/)

He also holds the technical leadership for the 7th Framework Program project PRO3D (Programming Future 3D Architectures), funded by the EU, which aims at enhancing the programmability of future 3D multicore platforms. (http://pro3d.eu/)

Past projects
Technical leader in the 7th Framework Program project SHARE (Sharing Open Source Software Middleware to Improve Industry Competitiveness in the Embedded System Domain). (http://www.share-project.eu/)

Arr Left
Pic 3
Pic 4
Pic 5
Arr Right