``Aliasing Errors in Signature Analysis Testing of Integrated Circuits'',
in Proc. of IEEE Int. Conf. On Computer Design, pp. 458 - 461, 1988.
``CMOS Design for Improved IC Testability'',
in Proc. of IEEE Int. Test Conf., p. 934, 1989.
`` Estimate of Signal Probability in Combinational Networks'',
in Proc. of IEEE Eur. Test Conf., pp. 132 - 138, 1989.
``An Analytical Model for the Aliasing Probability in Signature Analysis Testing'',
IEEE Transaction on CAD, vol. 8, pp. 1133 - 1144, 1989.
`` Aliasing in Signature Analysis Testing with Multiple-Input Shift-Registers'',
in Proc. of IEEE Eur. Test Conf., pp. 346 - 352, 1989.
`` Improved Testability Evaluation in Combinational Logic Networks'',
in Proc. of IEEE Int. Conf. On Computer Design, pp. 352 - 355, 1989.
``A Circuit for the Detection of Delay Faults in CMOS ICs'',
presented at the European DFT Workshop (Segovia), 1990.
`` Aliasing in Signature Analysis Testing with Multiple-Input Shift-Registers'',
IEEE Transaction on CAD, vol. 12, pp. 1344 - 1353, 1990.
``Novel Design for Testability Schemes for CMOS ICs'',
IEEE J. of Solid State Circuit, vol. 25, pp. 1239 - 1246, 1990.
``Progettazione Orientata al Collaudo di Circuiti Integrati Digitali'',
Alta Frequenza, vol. II, pp. 55 - 63, 1990.
``Fault Simulation for General FCMOS ICs'',
Jou. of Electronic Testing: Theory and Application, vol. 2, pp. 181 - 190, 1991.
``A Novel Critical Path Heuristic for Fast Fault Grading'',
IEEE Transaction on CAD, vol. 10, pp. 544 - 548, 1991.
``Fault Simulation of Unconventional Faults in CMOS ICs'',
IEEE Transaction on CAD, vol. 10, pp. 677 - 682, 1991.
`` Weighted Pseudorandom Generation for Built-In Self-Test'',
in IEEE CompEuro, pp. 572 - 574, 1991.
``Fault Simulation of Multiple Faults in PLAs'',
in IEEE CompEuro, pp. 229 - 232, 1991.
``A Probabilistic Fault Model for Analog Faults in CMOS Circuits'',
in IEEE European Conference on Design Automation, pp. 85 - 88, 1991.
``Detection of PLA Multiple Crosspoints Faults'',
in IEEE European Conference on Design Automation, pp. 80 - 84, 1991.
``Switch-Level Fault Simulation by Critical Path Tracing'',
in Proc. of IEEE Eur. Test Conf., pp. 181 - 190, 1991.
``Logiche di tipo di BiCMOS'',
Alta Frequenza, vol. III, pp. 25 - 36, 1991.
``Comprehensive Fault Modeling and Simulation in CMOS ICs'',
in IEEE CompEuro, pp. 778 - 785, 1991. invited.
`` Testability Measures in Pseudorandom Testing'',
IEEE Transaction on CAD, vol. CAD-11, pp. 794 - 800, 1992.
``A Probabilistic Fault Model for ``Analog'' Faults in Digital CMOS Circuits'',
IEEE Transaction on CAD, vol. 11, pp. 1459 - 1462, 1992.
``Dynamic Effects in the Detection of Bridging Faults in CMOS ICs'',
Jou. of Electronic Testing: Theory and Application, vol. 3, pp. 197 - 205, 1992.
``Simulazione di Guasti in Circuiti Integrati Digitali'',
Alta Frequenza, vol. IV, pp. 13 - 22, 1992.
``CMOS Checkers with Testable Bridging and Transistor Stuck-on Faults'',
Presented at IEEE European DFT Workshop, June 1992.
``An Experimental Study of Testing Techniques for Bridging and Transistor Stuck-on Faults'',
Presented at IEEE European DFT Workshop, June 1992.
``Dynamic Effects in the Detection of Bridging Faults in CMOS ICs'',
Presented at IEEE European DFT Workshop, June 1992.
``CMOS Checkers with Testable Bridging and Transistor Stuck-on Faults'',
in Proc. of IEEE Int. Test Conf., pp. 948 - 957, 1992.
``Analysis of Steady State Detection of Resistive Bridging Faults in BiCMOS Digital ICs'',
in Proc. of IEEE Int. Test Conf., pp. 466 - 475, 1992.
``Parametric Bridging Fault Characterization for the Fault Simulation of Library-Based ICs'',
in Proc. of IEEE Int. Test Conf., pp. 486 - 495, 1992.
``Testability Measures Combining Probabilistic and Sampling Techniques'',
in IEEE European Conference on Design Automation, pp. 425 - 431, 1993.
``Fault Simulation of Parametric Bridging Faults in CMOS ICs'',
IEEE Transaction on CAD, vol. 12, no. 9, pp. 1403-1410, 1993.
``An Experimental Study of Testing Techniques for Bridging and Transistor Stuck-on Faults'',
IEEE J. of Solid State Circuit, vol. 28, no. 6, pp. 686 - 690, 1993.
``A novel approach to cost-effective estimate power dissipation in CMOS ICs'',
in IEEE European Conference on Design Automation, pp. 354 - 360, 1993.
``Influence of ic synthesis on the random pattern testability of parametric bridging faults'',
in Proc. of IEEE Eur. Test Conf., pp. 398 - 407, 1993.
``Testing of resistive bridging and transistor stuck-on faults in CMOS flip-flops'',
in Proc. of IEEE Eur. Test Conf., pp. 530 - 531, 1993.
``Analysis of Dynamic Effects of Resistive Bridging Faults in BiCMOS Digital ICs'',
in Proc. of IEEE Int. Test Conf., pp. 865 - 873, 1993.
``Analysis of Resistive Bridging Fault Detection in BiCMOS Digital ICs'',
IEEE Transaction on VLSI Systems, vol. 1, no. 3, pp. 342 - 355, 1993.
``An implementation of CMOS design for testability techniques for non stuck-at faults'',
in IEEE Int. Conf. on Microelectronics Test Structures, pp. 95 - 99, 1993.
``A highly testable 1-out-of-3 CMOS checker'',
in IEEE Int. Worlshop on Defect and Fault Tolerance in VLSI Systems, pp. 279 - 286, 1993.
``Design rules for CMOS self checking circuits with parametric faults in the functional block'',
in IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 271 - 278, 1993.
``Modeling of broken connection faults in CMOS ICs'',
in IEEE European Conference on Design Automation, pp. 159 - 164, 1994.
``Analysis of hazard contribution to power dissipation in CMOS IC's'',
in IEEE Int. Workshop on Low Power Design, pp. 27 - 32, 1994.
``Novel 1-out-of-n CMOS checkers'',
IEE Electronic Letters, vol. 30, no. 17, pp. 1398 - 1400, 1994.
``Design of CMOS self-checking sequential circuits with improved detectability of bridging faults'',
IEE Electronic Letters, vol. 30, no. 23, pp. 1934 - 1936, 1994.
``Realistic testability estimates for CMOS IC's'',
IEE Electronic Letters, vol. 30, no. 19, pp. 1593 - 1595, 1994.
``CMOS Self-Checking Circuits with Faulty Sequential Fun ctional Blocks'',
in IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 133 - 141, 1994.
``Highly Testable and Compact 1-out-of-n CMOS Checkers'',
in IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, pp. 142 - 150, 1994.
``CMOS Checkers with Testable Bridging and Transistor Stuck-on Faults'',
Jou. of Electronic Testing: Theory and Application, vol. 6, pp. 7 - 22, 1995.
``Test pattern generation for
: Increasing test quality'',in IEEE European Design and Test Conference, pp. 304 - 309, 1995.
``Correlation between
Testing Quality and Sensor Accuracy'',in IEEE European Design and Test Conference, pp. 568 - 572, 1995.
``Generalized matching: a new approach to concurrent logic optimization and library binding'',
Int. Workshop on Logic Synthesis, 1995.
``A novel DFT technique for critical bridging faults in CMOS and BiCMOS ICs'',
in IEEE European Design and Test Conference, pp. 568 - 572, 1995.
``A novel DFT technique for Comprehensive Testing of CMOS buffers'',
Alta Frequenza, vol. 7, no. 2, pp. 78 - 80, 1995.
``Highly testable 1-out-of-n Dynamic CMOS Checker'',
in IEEE International On-Line Testing Workshop, pp. 248 - 252, 1995.
``Analysis of glitch power dissipation in CMOS IC's'',
in Int'l Symposium on Low Power Design, pp. 123 - 128, 1995.
``1-out-of-n dynamic CMOS checker'',
IEE Electronic Letters, vol. 31, no. 23, pp. 1999-2001, 1995.
``Glitch Power Dissipation Model'',
in Proc. of Power Timing Modeling Optimization Simulation (PATMOS), pp. 175 - 189, 1995.
``Design of TSC CMOS checkers for any 1-out-of-n code'',
Journal of Microelectronics System Integration, vol. 3, no. 2, pp. 81 - 91, 1995.
``The effect of glitches on CMOS buffer optimization'',
in Power Timing Modeling Simulation Optimization, pp. 202 - 212, 1995.
``Novel Berger code checker'',
in IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 287 - 295, 1995.
``Binary decision diagrams (BDDs) for the test pattern generation'',
in Software for electrical design analysis and design, pp. 95-104, 1996.
``Sensing circuit on-line detection of delay faults'',
IEEE Transaction on VLSI Systems, vol. 4, no. 1, pp. 139 - 133, 1996.
``Modeling and Simulation of Broken Connections in CMOS ICs'',
IEEE Transaction on CAD, vol. 15, no. 7, pp. 808 - 814, 1996.
``Design for testability of gated clock FSMs'',
in IEEE European Design and Test Conference, pp. 589 - 596, 1996.
``
test invalidation by
break faults'',IEE Electronic Letters, vol. 32, no. 11, pp. 994 - 996, 1996.
" Embedded 1-out-of-3 Checkers with On-Line Testing Ability ",
in Proceedings of IEEE International On-Line Testing Workshop , St. Jean de Luz (France), pp. 136--141, July 8-10, 1996.
" Tree Checkers for Applications with Low Power-Delay Requirements ",
in IEEE Proceedings of The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , Boston (MA), pp. 213-220, November 6-8, 1996.
" Compact and Highly Testable Error Indicator for Self-Checking Circuits ", in IEEE Proceedings of The IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , Boston (MA), pp. 204-212, November 6-8, 1996.
"Testing scheme for IC's clock" , in Proceedings of the IEEE European Design and Test Conference , Paris (Fr), pp. 445 - 449, 1997.
"Highly Testable and Compact Single Output Comparator" , in Proceedings of the IEEE VLSI Test Symposium , pp. 210--215, 1997.
"Novel Single Output 1-out-of-3 Code Checker" , in IEEE International On-Line Testing Workshop , pp. 228 -- 232, 1997.
"Self-Checking Detector for Simultaneous On-Line Test of Clock Signals" , in Proceedings of the IEEE VLSI Test Symposium , pp. 79--83, 1997.
``Symbolic handling of bridging fault effects'',
Jou: of Electronic Testing: Theory and Application , vol. 10, no. 3, pp. 271 - 276, 1997.
``Design of Low-Power CMOS Two-Rail Checkers'',
Journal of Microelectronic Systems Integration, vol. 5, no. 2, pp. 101 - 110, 1997.